

### United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office
Address COMMISSIONER FOR PATENTS
PO. Box 1450
Alexandria, Vingnia 22313-1450
www.uspto.gov

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. 01/11/2002 10/044,009 Susan A. Alic Analog 5911 8144 7590 08/27/2003 Samuels, Gauthier & Stevens LLP EXAMINER **Suite 3300** LE, THAO X 225 Franklin Street Boston, MA 02110 ART UNIT PAPER NUMBER 2814

DATE MAILED: 08/27/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

# **Advisory Action**

Application No.	Applicant(s)				
10/044,009	ALIE ET AL.				
Examiner	Art Unit				
Thao X Le	2814				

THE REPLY FILED 24 July 2003 FAILS TO PLACE THIS APPLICATION IN CONDITION FOR ALLOWANCE.

Therefore, further action by the applicant is required to avoid abandonment of this application. A proper reply to a final rejection under 37 CFR 1.113 may only be either: (1) a timely filed amendment which places the application in condition for allowance; (2) a timely filed Notice of Appeal (with appeal fee); or (3) a timely filed Request for Continued Examination (RCE) in compliance with 37 CFR 1.114.
PERIOD FOR REPLY [check either a) or b)]
a) The period for reply expires 3 months from the mailing date of the final rejection.
b) The period for reply expires on: (1) the mailing date of this Advisory Action, or (2) the date set forth in the final rejection, whichever is later. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of the final rejection.  ONLY CHECK THIS BOX WHEN THE FIRST REPLY WAS FILED WITHIN TWO MONTHS OF THE FINAL REJECTION. See MPEP 706.07(f).
Extensions of time may be obtained under 37 CFR 1.136(a). The date on which the petition under 37 CFR 1.136(a) and the appropriate extension fee have been filed is the date for purposes of determining the period of extension and the corresponding amount of the fee. The appropriate extension fee under 37 CFR 1.17(a) is calculated from: (1) the expiration date of the shortened statutory period for reply originally set in the final Office action; or (2) as set forth in (b) above, if checked. Any reply received by the Office later than three months after the mailing date of the final rejection, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).
1. A Notice of Appeal was filed on Appellant's Brief must be filed within the period set forth in 37 CFR 1.192(a), or any extension thereof (37 CFR 1.191(d)), to avoid dismissal of the appeal.
2. The proposed amendment(s) will not be entered because:
(a) ☑ they raise new issues that would require further consideration and/or search (see NOTE below);
(b) they raise the issue of new matter (see Note below);
(c) they are not deemed to place the application in better form for appeal by materially reducing or simplifying the issues for appeal; and/or
(d)  they present additional claims without canceling a corresponding number of finally rejected claims.
NOTE: <u>See Continuation Sheet</u> .
3. Applicant's reply has overcome the following rejection(s):
4. Newly proposed or amended claim(s) would be allowable if submitted in a separate, timely filed amendment canceling the non-allowable claim(s).
5. The a) affidavit, b) exhibit, or c) request for reconsideration has been considered but does NOT place the application in condition for allowance because:
6. The affidavit or exhibit will NOT be considered because it is not directed SOLELY to issues which were newly raised by the Examiner in the final rejection.
7.⊠ For purposes of Appeal, the proposed amendment(s) a)⊠ will not be entered or b)☐ will be entered and an explanation of how the new or amended claims would be rejected is provided below or appended.
The status of the claim(s) is (or will be) as follows:
Claim(s) allowed:
Claim(s) objected to:
Claim(s) rejected: <u>1-8,23-26,30 and 31</u> .
Claim(s) withdrawn from consideration: 9-22 and 27-29.
8. The proposed drawing correction filed on is a) approved or b) disapproved by the Examiner.
9. Note the attached Information Disclosure Statement(s)( PTO-1449) Paper No(s)
10. Other: See Continuation Sheet

<sup>--</sup> The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

# Continuation Sheet (PTOL-303) 110/044,009

Application No.

Continuation of 2. NOTE: 1) newly added limitations 'a substrate having an electrically conductive structure, a field oxide having a contact hole therein, formed over the substrate, a silicide layer formed in contact hole of field oxide' raise new issues that would require further consideration and/or search 2) the request to reconsider and withdrawn the finality of Office Action dated April 23, 2003 has not been considered because the Office Action was properly issued based on the Applicant amendment filed on December 12, 2002...

Continuation of 10. Other: The enablement and written description of US Provisional Application 60/295,375 is enclosed.


LONG PHAM

# **As-Filed New Application**

# UNITED STATES PATENT AND TRADEMARK OFFICE DOCUMENT CLASSIFICATION BARCODE SHEET



# **Transmittal**



Level - 2 Version 1.1 ĮĨ

Please type a plus sign (+) inside this box→

modified PTO/SB/16(8-00)

## PROVISIONAL APPLICATION FOR PATENT COVER SHEET

This is a request for filing a PROVISIONAL APPLICATION under 37 CFR 1.53(c).

Docket Number:	Not	Not yet assigned								
INVENTOR(s)										
Given Name (first and middle [if any]) Fami			Family N				Residence (City An	e (City And Either State Or Foreign Country)		
Michael Bennett			Co	Cohn			Berkeley, CA			
Additional inventors are being named on separately numbered sheets attached hereto.										
TITLE OF THE INVENTION (500 characters max.)										
Wafer-Level Hermetic Package Using Microfabricated Bellows.										
CORRESPONDENCE ADDRESS										
Direct all correspondence to:										
Customer Number 007				D758 →						
		ENCLOSE	D APPL	CAT	ION P	ARTS (	check all that	apply)		
Specification	n No	o of ges:	149	$\boxtimes$		Postcar				
Drawing(s)	No	of eets:	3		CD(s), Numb	er				
Application Data Sheet See 37 CFR  1.76  Other (specify)										
		MET	HOD OF	PAY	MEN1	(check	all that apply	·)		
Applicant claims small entity status. See 37 CFR 1.27  Fee Transmittal Form Enclosed (in duplicate)  Check Enclosed										
The invention was			y of the U	nited	States C	Governm	ent or under a c	ontract wi	th an agency of the	
No.  Yes, the name of the U.S. Government Agency and the Government contract number are:										
		SIC	NATU	RE O	F ATT	ORNEY	OR AGENT			
Signature:			J. 1. 1. 1. C.	· CD	7.1.1.		ORTIGER			
Attorney/Reg. No.:								Dated:		
CERTIFICATE OF MAILING										
I hereby certify that this correspondence is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service pursuant to 37 CFR 1.10 in an envelope addressed to: Box Provisional Patent Application, Commissioner for Patents, Washington, D.C. 20231 on the date shown below.										
Signature:	M	ahn	_	<del></del> -						
Typed or Printed N	ame:		el B.	Со	hn			Dated:	6/2/01	
F 12 13 2 11 31 12			K890954186US							


USE ONLY FOR FILING A PROVISIONAL APPLICATION FOR PATENT

PTO/SB/17 (10-00)(modified)
Approved for use through 09/29/01, OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

0002/PTO(mo	odified)	U.S. Department	of Comn	nerce	Complete if Known					
Rev. 10/2000 Patent and Trademark Office				Office	Application Number Not yet assigned					
			İ	Filing Date		5/2/01				
FEE TRANSMITTAL		First Named Inventor Michael Col			ohn	}				
				Group Art Unit Not yet assigned						
TOTAL AMOUNT OF PAYMENT				r	Examiner Name Not yet assigned					
Subtotal (1) + Subtotal (2) + Subtotal (3) = (\$) 75.00					Attomey Docket Number Not yet assigned					
METHOD OF PAYMENT					EEE (	CALCULAT	ION (continue	4/		
						CALCULAT	iois (continue	<u>uj</u>		
1. The Comm	issioner is he	ereby authorized	to:	3. ADDITION					{	
Charge the indicated fear to the holes			Large Entity Fee Code/Fee	Small Entity Fee Code/Fee Fee Descr		rintion	Fee Due			
Charge the indicated fees to the below mentioned deposit account.			l		· ·				ree Doe	
				105/ <b>\$130</b>	205/\$65	Surcharge	Surcharge - late filing fee or oath			
		I fee required under edit any over payme		127/\$50	227/\$25 Surcharge-late provisional filing fee or cover sh			na fee or cover sheet		
		ed deposit account. 1		447@0.500	4.47/0.500	\	For filing a request for reexamination			
⊠ Appli	icant claims smal	l antitu etatue		147/\$2,520	147/ <b>\$2,</b> 520	For ning a	request for reexam	nination	L	
	37 CFR 1.27	i citilly status		115/\$110	215/\$55	Extension	Extension for response within first month			
				116/\$390	218/\$195	Evtoncion	·			
					210/\$185	CXIGHSION	Extension for response within second month			
	nt Number: 19-	2555 MICK & WEST LLP		117/\$890	217/ <b>\$44</b> 5	Extension	for response within	third month		
13.1				118/ <b>\$1,390</b>	218/\$695	Extension	for response within	fourth month		
A Duglicate Co	ppy of this autho	rization is attached	i	128/ <b>\$1,890</b>	228/\$945	Extension	for response within	i fifth month!		
2. 🛭 Pay	ment Enclose	ed:		122.41,000	220/4440		no responde main	· mar month		
		edit Card	her	119/ <b>\$310</b>	219/\$155	Notice of	Appeal			
FFE CAL	CULATION /	fees effective 10/01/	2000)	141/\$1,240	241/\$620	Petition to	revive unintentions	ally abandoned		
1. FILING FE		ees ellective 10/01/	2000)	14 114 1,240	24114020	application		any abandoned		
Large Entity	Small Entity		ee		0.10/4000	,,				
Feë Code/Fee	Fee Code/Fee	Description D	ue	142/ <b>\$1,240</b>	242/\$820	Utility Issa	ue Fee (Or Reissue)	)	1 1	
	201/6255	Little Cilina	<del></del> -	1.42/\$440	242/\$920	Doning In	eus Ess			
101/\$710	201/ <b>\$355</b>	Utility Filing		143/ <b>\$440</b>	243/\$220	Design Iss	sue ree			
106/\$320	206/\$160	Design Filing		122/\$130	122/\$130	Petitions t	to the Commissione	er		
[ ] [ ] [ ] [ ] [ ] [ ] [ ] [ ] [ ] [ ]				126/\$180	126/\$180	Submission	on of Information Di	sclosure Statement		
108/\$710	208/\$355	Reissue		179/\$710	279/\$355	Request (	or Continued Exam	ination (RCE)		
114/\$150	114/\$150 214/\$75 Provisional Filing 75		v <del>p</del> -				Recording each patent assignment per property (times number of properties)			
			5	581/ <b>\$40</b>	581/ <b>\$40</b>					
SUBTOTAL (1) (\$) 75.00				(4	(allies that see or proportion)					
2. CLAIMS			146/ <b>\$710</b>	246/\$355		Filing a submission after final rejection (37 CFR 1.129(a))				
					(3) CFR					
Large Entity Fee Code/Fee	Small Entity Fee Code/Fee	Fee Description		149/\$710	249/\$355	For each	additional invention	to be examined		
				<b>\</b>		(S) OFR	1.1 <b>29(</b> b))			
103/\$18	203/\$9	Claims in excess	ot 20		Other fee (specify	v):				
102/\$80	202/\$40	Independent dalr	ns	1						
		in excess of 3			Other fee (specify	y):				
104/\$270	204/\$135	Multiple depende	nt dalm	1			SUE	STOTAL (3) (\$)	0	
		24.0		L				<u></u> _		
109/\$80	209/ <b>\$40</b>	Reissue independ claims over origin		(Col. 1)	) (Co	l. 2) hest No.	(Col. 3)	[ <del></del>	Fee	
440,0040	040#0	•	•	For Existin	g Pi	reviously	Extra**	Fee	Due	
110/\$18	210/\$9	Reissue claims in of 20 and over o		TOTAL 0	minus* 20 or	d For =	0	x 0 =	<del>-</del> 0	
		patent	J	INDEP 0	minus* 3 or	0 =		x 0 =	0	
[ ] First presentation of multiple dependent claim = 0									0	
t Subtract the amples sumbored Cal 2 CHDTOTAL (2) (4)								) 0		
* Subtract the greater number of Col. 2 SUBTOTAL (2) (\$) 0  * If the difference between Col. 1 and Col. 2 is less than zero, then enter "0" in Col. 3							, •			
SUBMITTED BY Complete (if applicable)										
Typed or Printed Name Michael B. Cohn							Reg. Number	none		
Signature	100			·····			Date			
Signature	$M \mid M \mid$	~					Date	6/2/01		



# **Specification**



Level – 2 Version 1.1

# Provisional Patent Application of Michael B. Cohn

for

#### WAFER-LEVEL HERMETIC PACKAGE USING MICROFABRICATED BELLOWS

#### Background - Field of Invention

#### Background - Description of Prior Art

#### Advantages

The primary advantage of this package structure is that it employs a compliant, bellows-like arrangement to form a seal between a lid and a MEMS chip or similar device. This is important because the lid material may have a thermal expansion coefficient that differs significantly from that of the device substrate.

An additional advantage is that a relatively large separation may be achieved between the lid and device surface. This enables the surfaces of the lid, and any defects thereon, to be removed from the focal plane of the device. This separation is achieved without high-aspect lithography, deposition of thick structural layers, or other expensive processes.

A further advantage of this package structure is that it enables hermetic or near-hermetic packaging, without heating appreciably above room temperature. Hermetic packaging has been shown to improve the reliability of MEMS devices.

#### **Drawing Figures**

#### Reference Numerals

#### Description

#### Structure of Lid

For many types of MEMS products, a hermetically sealed lid is needed. Preferably, this lid is fabricated using a batch or wafer-scale process to reduce cost, as well as to reduce the amount of handling, which can lead to yield loss.

A perennial problem has been that stresses — originating from thermal expansion, the device's mounting process, or other causes — can cause the lid's seal or attachment to fail. For this reason, and also from the standpoint of optical design, it is desirable to have a significant gap (up to 1-2 mm or more) between the device surface and the lid. A compliant seal structure can also help ameliorate stress problems.

A simple type of lid for a MEMS chip consists of a glass die, or a die formed or other transparent material, bonded on top of the MEMS die. Traditionally, bonding has been accomplished using an adhesive, possibly with embedded spacers to create a separation between the MEMS chip and the lid.

An improved process, previously disclosed by the author, uses a metal ring, deposited on the glass lid. Adhesive is applied to the metal ring, which is then compressed onto the MEMS die. Sufficient pressure is applied to cause deformation of the metal ring, forming a hermetic or near-hermetic seal. The adhesive serves the purpose of maintaining mechanical compression of the ring onto the MEMS die surface.

In the present invention, the metal ring includes a flange extending outward, as shown in Figure 1 and Figure 2, that is undercut using a sacrificial layer etch. The ring is attached along its inner diameter to the lid, and the outer flange is flexible.

The sacrificial layer is preferably formed of silicon dioxide, though other materials are possible, such as photoresist, polyimide, metals, polysilicon, etc.

An adhesive is dispensed just within the outer edge of the flange. Other bonding materials or techniques may also be employed, such as solders, or metals such as gold, which enable thermocompression bonding.

#### Structure of MEMS substrate

The MEMS substrate is preferably provided with a raised ring of a shape corresponding to the adhesive pattern. The ring preferably has a sharp edge, suitable for creating a knife-edge seal against the outer flange that was formed on the lid. The width of the ring is preferably in the range of 1-20 microns, and its height is preferably at least 0.5 microns. Multiple concentric rings may be used, and may improve hermeticity.

#### **Bonding Process**

The lid and the MEMS substrate are brought into face-to-face alignment, contacted, and then compressed together. A wafer bonding tool, of the type produced by Karl Suss or Electronic Visions may be employed for the alignment step. The bonding step must be performed with a high force, sufficient to plastically deform the seal structures and create a knife-edge seal. A suitable bond force would be in the range of 30,000 PSI over the metal-to-metal contact area. Lower bonding forces are possible with softer metals, or at elevated temperatures.

After compression, the adhesive (if employed) is cured. Then, the substrates are carefully separated to establish the desired gap. Finally, epoxy or a similar material is carefully introduced between the lid and MEMS substrate, to maintain the gap spacing and alignment. Preferably, a relatively soft or compliant material, such as a silicone, is employed, to assure that stresses will remain low.

#### Scalability - Wafer-Scale Packaging

One of the most important issues in the manufacturing of MEMS is packaging. For low cost and high yield, wafer-scale packaging is desirable. Typically, this means applying a wafer or sheet of material to a whole wafer of MEMS devices. Because of thermal mismatch or difficulty with precise patterning, conventional types of packaging, such as LTCC, are not applicable in wafer-scale applications. Since this approach employs more VLSI / IC materials and fabrication techniques, it is readily applied to wafer-scale packaging. The author has previously demonstrated wafer-scale packaging using thermocompression bonding. Others have demonstrated bonding approaches using adhesives as well as solder bonding.

#### Alternate embodiments

It is not strictly necessary to compress the lid and MEMS die together with sufficient force to form a "knife-edge" seal or to deform the material of the ring structure. This is because a significantly improved package can be achieved merely by bringing the surface of the MEMS substrate (or any raised ring structure thereon) into intimate contact with the ring structure of the lid. The contact of the two surfaces, even if they are not strictly sealed around the full ring perimeter, creates a much-reduced cross-section for influx of moisture diffusing through the adhesive.

Moreover, it is not strictly necessary to form the ring on the lid from a metal, since other materials such as polysilicon and silicon nitride are readily patterned and can be elastically deformed to a high degree of strain. The advantage of a metal such as gold, copper, permalloy, nickel, tin, etc. is that such metals can be electroplated or electrolessly plated, depending on the specific metal, enabling a relatively thick layer to be formed, at low cost, providing a robust structure with a low degree of permeability. Moreover, these techniques enable the metal to be patterned easily.

It should be noted that there are a number of devices and products, not limited to MEMS, that require hermetic packaging, or are sensitive to contamination, humidity, dust, etc. This package structure may be equally applied to such products or devices.

In some cases, it may be advantageous to insert or fabricate a getter within the package, to reduce the level of humidity, residual and other gases, or particulate contamination.

Although a compression force equivalent to 30,000 PSI is preferable during the bonding step when a knifeedge seal or thermocompression bond is to be formed, higher or lower pressures may be employed, e.g. if a soft metal is used for the ring structure, or a lesser degree of hermetic sealing is allowable, or a eutectic or solder material is employed to form the seal.

This packaging method may be employed not only on the wafer and single-die scale, but also for arrays of devices or dice, of a size smaller than a complete wafer, or singulated dice in an array of arbitrary size.

Additional support information is incorporated by reference and is also attached:

- 1. Patent application "Microelectromechanical Systems Using Thermocompression Bonding"
- 2. Provisional patent application "Micromachined Springs for Strain Relieved Electrical Connections to IC Chips"
- 3. Provisional patent application "Radio-Frequency Switch with Integral Hermetic Packaging"
- 4. Provisional patent application "Solder Bump for Flip-Chip Connections with Low Parasitic Capacitance"
- 5. Provisional patent application "High Precision Micro-machined Accelerometer Array Patent"
- 6. US Patent #6,142,358 "Wafer-to-Wafer Transfer of Microstructures Using Breakaway Tethers".
- 7. Provisional patent application to be filed "WAFER-LEVEL PACKAGE FOR MEMS DEVICES USING PATTERNED METAL SPACERS AND ADHESIVE"
- 8. Publication "Microassembly Technologies for MEMS".
- 9. Publication "Batch Transfer of Microstructures using Flip-Chip Solder Bump Bonding".
- 10. Publication "Wafer-to-Wafer Transfer of Microstructures for Vacuum Packaging".
- 11. Publication "Batch Micropackaging by Compression-Bonded Wafer-Wafer Transfer".

#### Claims: I claim:

- A wafer-level hermetic package for MEMS device on a substrate, said package comprising a lid and
  - a compliant seal in the form of a flattened ring,
    - omphant sear in the form of a flattened ring,
      - said ring being attached along its inner edge to the lid, and
      - along its outer edge to the MEMS substrate,
  - the MEMS substrate and lid being separated by a gap roughly comparable to the width of the ring.

#### WAFER-LEVEL HERMETIC PACKAGE USING MICROFABRICATED BELLOWS

#### A betreat

- A wafer-level hermetic package for MEMS device on a substrate, said package comprising
  - a lid and
  - a compliant seal in the form of a flattened ring,
    - said ring being attached along its inner edge to the lid, and
    - along its outer edge to the MEMS substrate,
  - the MEMS substrate and lid being separated by a gap roughly comparable to the width of the ring.

#### List of Figures

- Figure 1. microfabricated bellows seal. Concept, showing bellows formed of metal film, before and after expansion of bellows.
- Figure 2. Simple version of microfabricated bellows seal. Fabrication, bonding of lid to device substrate Figure 3. Improved design for bellows seal. The corrugations (shown here in cross-section) allow a greater vertical separation, without increasing the lateral extent or the amount of area taken up by the structure,





Fig. Zc






Fig. 6c

(




Fig. 7b

25

10

#### MICROELECTROMECHANICAL SYSTEMS USING

#### THERMOCOMPRESSION BONDING

5 Inventors: M

Michael B. Cohn

Joseph T. Kung

## Background of the Invention

#### 1. Field of the invention

The present invention relates to the packaging of semiconductor devices, and, more particularly, to the use of thermocompression bonding in the packaging of microelectromechanical systems (MEMS). Accordingly, the general objects of the invention are to provide novel methods and apparatus of such character.

## 2. Description of Related Art

In the past 15 years, many types of electromechanical sensors have been manufactured using integrated circuit (IC) fabrication techniques. Although they are generally fabricated on silicon wafers, these "microelectromechanical devices" or "MEMS" are different from most ICs in that they possess moving elements. Although MEMS devices are even more vulnerable to contamination and moisture than most ICs, they cannot be encapsulated in a typical injection-molded plastic package because at least one element of every microelectromechanical device must remain free to move. The packaging of MEMS devices, therefore, presents unique problems.

Several specialized methods, which are directed to different stages of the fabrication process, have been employed for the sealing and packaging of MEMS. One

5

early method directed to the final packaging stage employs a ceramic package with a cofired lead frame, a cavity to contain a complete MEMS chip and lid to cover the package and cavity. With this chip-scale packaging method, the MEMS chip is placed in the cavity and the lid is soldered in place to create a hermetic seal. One problem with this chip-scale packaging approach is the expense associated with handling the individual components (e.g., the packages, lids, etc.) and assembling them into a single package. An additional problem with this chip-scale packaging approach is that the moving elements in MEMS are extremely fragile and tend to be damaged by any handling, especially near the end of the fabrication process. Therefore, packaging yields are typically low. A further problem with this packaging approach is that the solder seal on the lid tends to outgas when reflowed during the final sealing process. If a vacuum is needed inside the package, a getter must be added, at additional cost. In such cases, packaging costs can constitute 80% of the total device cost. In sum, the use of ceramic packages to seal and package MEMS chips is inordinately expensive due to the need to individually handle components, the need to use getters and the considerable opportunity for damage and contamination of the MEMS devices.

A wafer-scale pre-packaging method of bonding two wafers together has been used to bond a wafer of silicon or glass onto a MEMS wafer. In accordance with this process, a non-conductive glass frit is screen-printed onto the lid wafer, in the shape of rings or gaskets. The wafers are then placed together to form cavities containing MEMS devices and bonded by the application of heat in excess of 400 degrees Celsius. After bonding, the two-wafer stack is diced and the resulting hybrid structures are packaged in the standard manner: by encapsulation in plastic packages such as DIPs, SOICs, etc.

5

While this process has been marginally successful, it suffers from the deficiency that the glass frit cannot be patterned into fine features. Typically, gasket pattern line widths are between 100-200 microns. Given that MEMS are currently made with dimensions or features in the one micron size range, significant real estate must be sacrificed, thereby significantly reducing the number of devices that can be fabricated on a single wafer. Attempts have been made to improve the glass frit patterning resolution, using lithographic methods, but these have not shown success. Further, gasket patterns thinner than 100-200 microns in width do not appear to provide reliable hermetic seals, possibly because of the inherently porous nature of glass frits. Thus, it is currently believed that glass frit techniques simply cannot be applied on a smaller scale where hermetic seals are desired.

Glass frit techniques also require high temperatures of between about 450-600 Celsius for sealing to occur. One drawback of using such a high firing temperatures is that it effectively precludes the incorporation of integrated circuitry on either of the wafers bonded together. These temperatures also preclude the use of most anti-stiction coatings and hydrophobic coatings, which are desirable for improving manufacturing yields and MEMS' tolerance to moisture and shock. Such high temperatures also damage the MEMS themselves and, particularly, certain structural films deposited at lower temperatures and structures in which the film stress must be carefully controlled.

Another deficiency of glass frit techniques is that the glass frit itself employs organic binders which outgas into the sealed cavity during firing. Since getters are not available to combat this problem, this fact precludes the use of glass frits for vacuum applications. Still another limitation of the glass frit techniques is that the sealing

5

materials, being non-conductive, cannot be used to establish electrical coupling between the devices disposed on the bonded substrates.

Front-end wafer-scale bonding methods which can be used for sealing MEMS have also been described. These methods include anodic bonding, silicon fusion bonding, and other wafer-bonding methods employing combinations of silicon, silicon dioxide, and silicon nitride. These techniques can provide vacuum and hermetic seals and can do so with improved use of chip real estate. However, these processes have low throughput and require high temperatures for high-quality bonds because their bonding mechanisms involve solid diffusion across the bond interface. These methods also place strict constraints on the materials and processes used to form the wafers to be bonded together. Significantly, these methods are also exceptionally sensitive to the presence of even small particulate contaminants, wafer warpage, scratches, and other imperfections commonly encountered during semiconductor fabrication because such contaminants can cause large defects in the bond and reduce yield substantially. Moreover, normal variations in surface topology due to the presence of circuitry can preclude proper bonding and/or sealing using such methods.

Yet another MEMS packaging technique is known as flip-chip technology. This die-scale technique allows a silicon chip to be used as a lid for a microsensor chip. To seal the silicon and microsensor chips together, a ring of solder is patterned on the lid chip and the solder is fused to the silicon chip by the application of heat. Since the solder is relatively thick and liquefies during bonding, this technique is not as sensitive to topography or local defects as thin-film wafer bonding. However, most solders require flux, to ensure consistent bonding. The use of solder to form a seal is not compatible with

5

present MEMS process technologies because MEMS are easily damaged by residual solder flux left after sealing has occurred. While fluxless soldering processes have been attempted, even this approach does not resolve an inherent real-estate inefficiency problem resulting from the fact that the minimum feature size of this solder-based technology is about 100 microns.

Yet another problem with solder-based flip-chip bonding is that special processing is required; not only for fabrication of the solder structures on the lid chip, but also to coat the appropriate areas of the microsensor chip with a solderable metal. Since some standard metals used by commercial IC foundries cannot be soldered directly, solder-based flip-chip technology is still expensive and of limited utility compared to the present invention. Finally, solder-based flip-chip bonding cannot be reliably performed on a wafer-scale because, for example, the normal curvature of processed wafers can exceed the solder bump height. For all of the reasons above, this chip-scale technique is disproportionately expensive relative to wafer-scale packaging/sealing techniques.

Other work in the art has consistently taught that single substrate (monolithic) designs offer the best possible performance in MEMS sensors. According to these sources, minute sensor structures produce very weak (high impedance) signals and, therefore, performance can be maximized by placing an amplifying circuit next to the sensor on the same substrate. The implicit assumption is that any signal coupled off-chip to a separate amplifying circuit would have to go via a bond pad (roughly 100x100 microns) and a bonded wire. Moreover, within the field of MEMS, there is no known reference to the idea of using small bond pads or bumps to reduce parasitic capacitance or otherwise improve the performance of a two-chip (sensor / IC) system. Possibly, this is

5

because manufacturers have confined themselves to standard packaging techniques, such as wirebonding, flip-chip, etc.

Other sources teach that the use of gold is generally avoided in silicon technology because gold forms deep traps in silicon, destroying transistor action. Gold diffuses readily in silicon. For these reasons, gold is not allowed in wafer fabrication facilities. Use of gold in semiconductor packaging is possible, since this occurs after fabrication. MEMS, however, would require additional process steps in a cleanroom following gold deposition. Therefore, many manufacturers would be unlikely to use gold in their MEMS products.

#### Summary of the Invention

The present invention satisfies the above needs, and overcomes the above-stated and other deficiencies of the related art, by providing methods and apparatus for thermocompressively bonding plural substrates having various structures disposed on one or more of the substrates. The inventive methods and apparatus are particularly well suited to thermocompressively bonding substrates in which at least one of the substrates includes a microelectromechanical devices and, optionally, one or more integrated circuits. Other embodiments of the invention include bonded hybrid structures including microelectromechanical devices and/or integrated circuits, which are fabricated in accordance the method and apparatus embodiments of the invention.

One method embodiment of the invention is directed to wafer-scale thermocompression bonding in which a wafer having a MEMS device is thermocompressively bonded to another wafer. This method preferably begins by disposing bonding material onto predetermined locations of one of the wafers and onto

5

partially correspond to the predetermined locations such that the wafers can be aligned in confronting relation with the bonding features and target features becoming at least partially congruent. Finally, appropriate levels of pressure and heat are applied to the wafers until the bonding features plastically deform to thereby form thermocompressive bonds. Where conductive bonding material is utilized and where the respective wafers include integrated circuits and MEMS devices, the thermocompression bonds can serve to both bond the substrates and electrically couple the MEMS and IC.

While a wide variety of methods and materials can be used to dispose the bonding material onto the wafers, the bonding features are preferably electroplated gold, copper, lead, aluminum, indium, platinum, palladium, gold-tin, lead-tin and/or indium-lead. These bonding features can be formed in the shape of a sealing ring which, together with the wafers, can define a sealed cavity within which a MEMS device can be protected. Inter alia, this enables bonding on a wafer-scale with singulation occurring subsequently. Alternatively, process embodiments of the present invention perform thermocompression bonding on a chip-scale; in which case, singulation occurs prior to thermocompression bonding. In either event, the sealed cavity could be maintained as a vacuum or could be filled with air, nitrogen, argon, neon, and/or hydrogen gas to improve performance in various specialized applications. Other process embodiments of the invention utilize various circuit features formed during fabrication of an integrated circuit as the bonding material of one of the substrates. Such embodiments effectively substitute integrated circuit structure in place of additional bonding material used in the above-described embodiments.

20

5

Device embodiments of the present invention include bonded hybrid structures with MEMS devices of various forms. One bonded hybrid structure embodiment of the invention includes a first substrate having a sensing device with electrical terminals comprising conductive bonding material disposed on the first substrate. The bonded structure also includes a dielectric substrate which is in aligned confronting relation with the first substrate, the dielectric substrate having target features of conductive bonding material which have been thermocompressively bonded to the electrical terminals of the sensing device. The bonded structure also includes a number of wire-bond pads and conductive lines electrically coupling respective terminals of the sensor to the wire bond pads.

One variant on the above-described bonded hybrid structure includes the addition of a bonded hybrid structure with an integrated circuit. The second structure includes a semiconductor substrate with an integrated circuit, conductive bonding features and a dielectric substrate which is in aligned confronting relation with the semiconductor substrate. The dielectric substrate includes conductive target features, wire-bond pads and respective conductive lines electrically coupling the integrated circuit to the wirebond pads. In this embodiment, the first bonded hybrid structure is electrically coupled to the second bonded hybrid structure via wire-bonds.

In another variant of the embodiment discussed immediately above, the separate first and second dielectric substrates are replaced with a single dielectric substrate, the wire-bond pads are preferably eliminated from this embodiment and the conductive lines are preferably directly connected to the respective thermocompression bonds to electrically couple the sensing device to the integrated circuit.

Another bonded hybrid structure embodiment of the invention includes a first substrate having a sensing device with electrical terminals comprising conductive bonding material disposed thereon. The device also includes a dielectric substrate which is in aligned confronting relation with the first substrate, the dielectric substrate having target features of conductive bonding material which have been thermocompressively bonded to the electrical terminals of the sensing device. The inventive structure also includes a number of wire-bond pads and conductive lines electrically coupling respective sensor terminals to the wire-bond pads. Further, the structure also includes a second substrate with an integrated circuit, this integrated circuit having electrical terminals comprising wire-bond pads. In this embodiment, the hybrid structure having the sensing device is electrically coupled to the integrated circuit of the second substrate via the respective wire-bond pads.

Still another device embodiment of the present invention includes a first substrate having a microelectromechanical device with an electrical terminal comprising conductive bonding material. This embodiment also preferably has a ring of bonding material disposed around the microelectromechanical device and a second substrate which is in aligned confronting relation with the first substrate. The second substrate has an integrated circuit with at least one terminal of conductive bonding material and a target feature of bonding material at least partially corresponding to the ring of material surrounding the microelectromechanical device. The first and second substrates are thermocompressively bonded together such that a sealed cavity encloses the microelectromechanical device and the respective terminals of that device and the integrated circuit are electrically coupled to one another via the bonding material.

5

The advantages over the related art which are provided by the various embodiments of the present invention are numerous. For example, since the bonding materials used with the invention can be much thicker than the thin films used in conventional wafer-bonding, they can deform plastically over surface topography variations, particle contaminates and surface irregularities. Thus, the present invention offers the advantage of providing sealing bonds, including bonds with electrical connections leading in and out of a sealed cavity containing a MEMS, despite the presence of rough surface topography, imperfections, etc.

Moreover, the thermocompression bonding techniques of the present invention can achieve a bond-strength which is up to four times greater than the bulk tensile strength of gold. The bond-strength provided by the invention is also higher than those achieved with bonding techniques of the related art such as thermosonic wire bonding. Significantly, this high bond-strength is sufficient to allow a bonded pair of wafers to be diced on a standard dicing saw without delamination. This, in turn, permits singulation of chips after bonding, so that the present invention can be used to achieve significant cost reductions and increased efficiencies which were previously only theoretically achievable.

Another significant advance offered by the present invention is that the bonds formed with the invention can also be used to form electrical interconnections with a MEMS chip without any additional materials or process steps. This is accomplished, for example, by laying out small conductive features of bonding material to serve as electrical contacts between the MEMS substrate and integrated circuits in the lid substrate and then bonding the chips together.

5

Still another advantage of the invention is that electrical interconnections formed with the invention can be made very small. This yields both a real estate savings and a concomitant reduction in parasitic capacitance. Reduced parasitics, in turn, directly translate into improved sensor performance.

Moreover, the electrical interconnections of the present invention are small enough that they eliminate the need for co-fabricated circuits. A two-chip approach is enabled, which allows the sensor structure and the circuitry to be fabricated independently. State-of-the-art foundry IC processes may be used to fabricate the circuitry, rather than low-volume, "boutique" processes and optimal processes (such as high aspect SOI) can be employed for the sensor fabrication. Turnaround time is also much faster in the two-chip approach, since it relies for the most part on existing infrastructure.

Numerous other benefits and advantages of the present invention will become apparent to those of ordinary skill in the art from the detailed description of the invention, from the claims and from the accompanying drawings.

### Brief Description of the Drawings

The preferred embodiments of the present invention will now be described with reference to the accompanying drawings wherein like numerals represent like structures and process steps and wherein:

Figures 1a – 1b illustrate the formation of chip bonds, despite the presence of particle contaminants, using thermocompression bonding in accordance with one preferred embodiment of the present invention;

5

Figures 2a - 2b illustrate the structure and use of an apparatus for thermocompressively bonding substrates in accordance with one preferred embodiment of the present invention;

Figure 2c illustrates the structure and use of an alternative apparatus for thermocompressively bonding substrated in accordance with another preferred embodiment of the present invention;

Figures 3a – 3d illustrate thermocompressively bonding a substrate with an IC onto a substrate with a MEMS device in accordance with one preferred embodiment of the present invention, the IC and MEMS being electrically coupled to one another through the bonds themselves and sealed off from the ambient environment by a sealing ring of bonding material;

Figure 4 illustrates a process for thermocompressively bonding two wafers to one another and singulating the resulting bonded hybrid structures in accordance with a preferred process embodiment of the present invention;

Figures 5a – 5d are a series of cross-sectional elevation views of two substrates illustrating a process for thermocompressively bonding the two substrates together in accordance with another preferred embodiment of the present invention;

Figures 6a – 6b are cross-sectional elevation views illustrating the thermocompressive bonding of a MEMS substrate and an IC substrate to a common dielectric substrate to form a bonded hybrid structure in accordance with still another preferred embodiment of the present invention;

Figure 6c is an isometric view of the bonded hybrid structure resulting from the thermocompressive bonding process illustrated in Figures 6a – 6b;

12

5

Figure 7a is an isometric view of a MEMS chip thermocompressively bonded to a dielectric substrate wherein the resulting hybrid structure is electrically coupled to an IC semiconductor die via wire-bonds, this combination of structures being in accordance with yet another preferred embodiment of the present invention; and

Figure 7b is an isometric view of a first bonded hybrid structure having a MEMS device electrically coupled to a second bonded hybrid structure having an IC, the combination of structures being electrically coupled with one another and being in accordance with an additional preferred embodiment of the present invention.

#### Detailed Description of the Preferred Embodiment

A cross-sectional view of an exemplary pair of substrates 100 in accordance with the invention are shown in Figures 1a and 1b, these Figures illustrating structures and principles of the invention applicable throughout the various embodiments of the invention. As shown in Figure 1a, a first substrate 120 is preferably made of a relatively hard material (such as silicon, silicon dioxide, quartz, pyrex, glass, gallium arsenide or another material known in the art) and bears a plurality of bonding features 160 on an upper surface of substrate 120. These bonding features can assume virtually any desired dimension or shape such as contact bumps, lines and/or sealing rings and are disposed on predetermined locations of substrate 120. For example, the rings can be in the form of a continuous line or wall of substantially uniform thickness and height and may assume an annular (round or elliptical), rectangular, trapezoidal or square shape, etc., as viewed from above.

Further, bonding features 160 may be bonding material disposed on substrate 120 in any one of a large number of ways known in the art (the particular method used will

5

depending on the substrate material selected). Some examples of such known deposition techniques include sputter deposition, evaporation, screen printing and electroplating. For the substrate materials discussed here, bonding features 160 are preferably formed by a three step electroplating process. The first step comprises sputter depositing a thin layer of titanium-tungsten onto substrate 120. Preferably, a second step of sputter depositing a thin layer of gold on top of the titanium-tungsten is also performed. The third step comprises electroplating gold bonding features 160 on top of these deposited layers to a total height of at least about 3 three microns. It will be appreciated that a large number of variant processes could also be used. For example, other materials could be used and/or a fourth layer of electroplated palladium could be added. A large number of possible process material and structural variations of the related art are described in U.S. Patent Application Serial No. 60/159,026, which application was filed on October 12, 1999 and is entitled "Fabrication Integration, and Packaging of Microelectromechanical Systems (MEMS) Using Thermocompression." The relevant portions of this application (including all appendices) are hereby incorporated into this specification by reference.

Also as shown in Figure 1a, a second substrate 140 (made of one of the semiconductor or dielectric materials noted above) preferably bears relatively thin target features 160' (between 0.1 and 1.0 microns in height) on a lower surface, the target features confronting the bonding features of first substrate 120. These thin features are preferably laid out in the form of a number of complementary target features of bonding material. At least some of target features160' are at least partially complementary in shape and at least partially complementary in location relative to respective features 160 of first substrate 120. While target features 160' may be formed in a large number of

5

conventional ways, they are preferably electroplated in the desired locations in the same general manner as discussed above with respect to features 160.

In order to allow for some degree of misalignment between substrates 120 and 140, target features 160' of second substrate 140 may have greater lateral dimensions than features 160 of first substrate 120. By contrast, features 160 (e.g., the bumps and rings) on substrate 120 may be somewhat thicker, and of lesser lateral dimensions than those on substrate 140, to encourage a greater degree of plastic deformation of features 160. This relationship creates a more reliable bond between the respective features. It will be appreciated, however, that target features 160' could also be relatively thick bonding features like those of substrate 120 if desired. It will also be appreciated that the particular substrates on which the target features and bonding features are disposed is not critical to the invention. Thus, they may, in some circumstances, be reversed.

With primary reference now to Figure 1b, there is shown a cross-section of a bonded hybrid structure resulting from thermocompressive bonding in accordance with the invention. The bonding shown in Figure 1b occurs when first and second substrates 120 and 140 have had sufficient heat and pressure evenly distributed along the outer surfaces of the substrates as indicated by arrows 190 of Figure 1a. As shown in Figure 1b, the bonding features of bonding material on first substrate 120 have been plastically deformed or compressed by roughly 50% of their original height. If corresponding sealing rings are patterned on the first and second substrates, a sealed cavity bounded by the sealing ring and the first and second substrates is formed during such bonding. (See e.g., bonded sealing ring 312/312' of Figures 3a-3c; and sealing ring 634 and cavity 638 of Figure 6b.) If the bonding material forming the features of first and second substrates

5

120, 140 is sufficiently conductive, then these bonds also serve to establish electrical connections between one or more devices disposed on the two substrates. One advantage of this technique is that extremely small contacts are possible, reducing parasitic capacitance between the elements of the respective substrates. Parasitic capacitance of an electrical contact disposed on a semiconductive substrate with an insulator disposed therebetween increases with the contact surface area. Standard wire-bond contact pads, normally have an area of roughly 10,000 square microns. Since the contacts of the present invention are roughly 100 square microns after bonding, there is a 100-fold reduction in the parasitic capacitance of each electrical contact. However, it should be noted that even a small reduction in pad area can lead to a significant reduction in parasitics. For example, a reduction in the lateral dimensions of only 30% will reduce the parasitic capacitance of a circuit by 50%.

Also as shown in Figure 1b, use of the present invention can greatly increase manufacturing yields by minimizing the effect that contaminants have on the formation of bonded hybrid structures. Substrates 120 and 140 are shown in Figures 1a and 1b as having particle contaminants 180 trapped therebetween as is expected due to a measure of contaminants that are inherently present in the processing of such components. While particulate contaminants 180 are too large to be ignored by some bonding methods of the related art, they are typically too small to significantly impact the various methods, apparatus and structures of the present invention. Thus, in the case of one of the contaminants of Figure 1b, the bonded pair of substrates simply straddles the particle. In the case of the other particle, it is simply trapped within one of the bonded contacts, the bonding material being plastically deformed to a sufficient degree that the particle is

5

trapped between the bonded features. Moreover, while a single particle of a larger dimension than is shown may affect one or two immediately adjacent contacts, the thickness and plasticity of the bond structures prevents extensive defects or voids from forming. Thus, improved yields may be expected from the inventive thermocompression bonding process even when larger particle contaminants are present.

These principles also enable the invention to successfully bond substrates having surface variations such as bow (or warpage) and/or topographical variations. Thus, by using bonding features of at least three microns in height, the invention can successfully bond substrates having a bow of at least about five microns, topography variations of up to 2.5 microns in height and/or particulate contaminants of up to 2.5 microns in height.

With reference now to Figures 2a and 2b, there is shown an apparatus 200 for performing die-scale (or chip-scale) thermocompression bonding on a substrate pair 270, each substrate being about one square centimeter in area. The substrate pair 270 is bonded by apparatus 200 and comprises a pair of substrates of the nature discussed above with respect to Figures 1a and 1b. As shown, apparatus 200 preferably comprises two substantially rigid and at least substantially parallel beams 220 and 240, a fastening mechanism 280 operatively associated with the beams at opposite ends thereof, a force-transferring anvil 260 and a pressure and heat delivering apparatus (implicitly present in Figures 2a and 2b) for delivering appropriate heat and compressive force to anvil 260 during bonding of substrate pairs 270. As shown, spacers 272 can be used to simplify insertion and removal of substrate pair 270 by establishing a gap between beams 220 and 240. While upper beam 220 is rendered somewhat resilient by the narrowed sections near the middle portion thereof, lower beam 240 is significantly more

5

rigid. Additionally, beam 220 is much more resilient in the vertical direction than in either of the orthogonal (lateral) directions. This allows a high degree of compression to be applied to the substrates 270 being bonded while substantially entirely preventing lateral motion which might otherwise result in misalignment. The necessary heat can be provided by placing apparatus 200 in an oven or by other suitable means known in the art. The appropriate pressure can be supplied by an arbor press or by other suitable means known in the art.

An alternative apparatus for thermocompressively bonding substrates in accordance with the invention is shown in Figure 2c. As shown, apparatus 290 comprises opposing first and second billets 292 and 292' having respective first and second resilient lips 294 and 294', a fastening mechanism 296 (with spacers 298) operatively associated with lips 294 and 294' and a pressure and heat delivery apparatus (implicitly present in Figure 2c) for delivering appropriate heat and compressive force to apparatus 290 during bonding of wafer/substrate pairs 270'. The primary differences between apparatus 200 and 290 are that (1) apparatus 290 is sized and shaped to most efficiently perform wafer-scale-bonding, and (2) fastening mechanism 296/298 preferably includes 2-4 bolt/nut assemblies with spacers instead of two assemblies as in apparatus 200. Therefore, those of ordinary skill will readily understand the operation of apparatus 290 in light of this discussion, Figure 2c and the discussion of apparatus 200 above.

Still another alternative for supplying the necessary pressure and heat is to place a substrate pair into a high-temperature bag (made of a material such as polyimide or metal foil) and subject it to hot-isostatic-pressing.

5

Bonded hybrid structures and a wafer-scale process for thermocompressively bonding one wafer to another is shown in Figures 3a-3d. In particular, a substrate 300 that comprises a previously fabricated MEMS wafer with the dimensions of a standard sized semiconductor wafer and plural instances of a given MEMS die 310 is shown in Figure 3a. This substrate is preferably made of a hard substrate material such as silicon, silicon dioxide or another ceramic as described above. Other examples of suitable substrate materials are well known in the art and include gallium-arsenide, glass, siliconcarbide and Al<sub>2</sub>O<sub>3</sub>.

One particular instance 310' of a MEMS die has been illustrated in plan view and magnified to reveal the structure of a MEMS device 313 contained thereon. Also shown are a sealing ring 312 of bonding material surrounding MEMS 313, plural bump-like features 314 of bonding material which form electrical contacts of MEMS 313 and conductive lines 315 electrically coupling various components together. While the particular MEMS device shown in Figure 3a is an accelerometer, those of ordinary skill will readily appreciate that MEMS device 313 could be any one of the MEMS devices known in the art. Examples of such MEMS devices include pressure transducers, acoustic wave devices, micro-mirrors, tunable capacitors, optical switches, antennas, mechanical resonators, micro-relays, inertial sensors, etc.

Insofar as the present invention preferably avoids the need to use special fabrication techniques to create the desired MEMS device, MEMS wafer 300 of Figure 3a is preferably manufactured in accordance with conventional MEMS wafer fabrication processes with the exception that the processes of the present invention are then used to dispose target features 312 and 314 onto wafer 300. It will also be appreciated that a

5

large number of MEMS devices may be fabricated within the area of MEMS wafer 300, in part, because of the minimal real estate occupied by target features 312 and 314. In particular, it will be noted that the wall thickness of ring-like target feature 312 (as measured at least generally parallel to the surface of wafer 300 and at least generally perpendicular to the ring-wall at any given point) is preferably between about five and ten microns. Most preferably, target feature 312 has a uniform wall thickness of about 10 microns, which is about 1/10<sup>th</sup> to 1/20<sup>th</sup> the wall thickness of glass frit rings of the related art. Square and rectangular rings in the range of 100 – 200 microns on each side have been satisfactorily formed on chips to date.

Bump-like target features 314 are each preferably between about 9 and 100 square microns in surface area. Most preferably, bump-like target features 314 each have a surface area of about 100 square microns which is about 1/100<sup>th</sup> to 1/200<sup>th</sup> of the surface area of conventional wire-bond pads. In the limit, bump-like features approaching 10,000 square microns may be possible subject to various other constraints discussed herein. While the target features of wafer 300 are all preferably about 1 micron in height, they could be anywhere between about 0.1 and about 20 microns in height (depending on the hardness of the bonding material) as measured at least generally perpendicular to the surface of wafer 300. For applications demanding minimal contact area, bump-like features as small as 9 square microns can be used. However, when accurate alignment is not possible, it may be necessary to use larger features. In such case, the bonding features of the first substrate would preferably remain a standard size and those in the second would be expanded.

5

Metals such as aluminum, gold, platinum, palladium, and copper are suitable bonding materials for target features 312 and 314 with gold being the most preferred. However, non-metals such as ceramics, including silicon and silicon dioxide, can also be used for the target feature bonding material in certain circumstances; for example, where the bonding material for the bonding feature is gold.

A robust barrier/adhesion layer is preferably disposed as an intermediate interface between target features 312 and 314 and substrate 300. For example, 0.1 microns of sputtered titanium-tungsten (TiW) is typically desirable to prevent interdiffusion between the substrate and the target features. This is particularly useful when the selected bonding material is gold and the selected substrate material is silicon because this combination of materials (1) is high-temperature tolerant, (2) resists damage from exposure to hydrofluoric acid, and (3) can be wet-etched. These features are desirable (1) because dry etching is often overly complicated (if not impossible) to use with MEMS having a severe topography, (2) because the use of wet etching avoids the need to perform certain steps (such as trench fill) relative to dry etching, and (3) because a lengthy hydrofluoric etching step is part of many MEMS fabrication processes. While TiW is the most preferred material for a barrier/adhesion layer, other materials are compatible with hydrofluoric acid etching and, thus, could be used with the invention. Such materials include tungsten-silicide and most of the refractory metals.

If gold is used as the bonding material, it may be electroplated onto a seed layer of gold which has been sputtered onto a layer of TiW. Such electroplating is preferably performed by immersing a particular wafer into a bath of sulfite-based electroplating solution; the most preferred bath is TECHNIC brand sulfite electroplating solution

5

designated by Product Number TG-25E. After plating, unused seed layer areas can be stripped in a wet etch, as discussed above. Before the wet etch, it is helpful to anneal the film for 60 seconds at 150 degrees Celsius, using a hotplate or similar apparatus. This reduces undercutting during the wet etch. Additionally, it is desirable to de-gas gold features which have been electroplated. Annealing at 300 degrees Celsius either in a vacuum or in the presence of a gas such as nitrogen, argon, neon or hydrogen for several hours can reduce the hardness of the gold by a factor of three, thus enabling bonding at lower pressure levels during a subsequent bonding operation.

An integrated semiconductor circuit wafer 350 to be bonded to MEMS wafer 300 in accordance with the present invention is shown in Figure 3b. In particular, substrate 350 comprises a semiconductor wafer with standard dimensions, plural instances 360 of a given integrated circuit 360' and a pattern of bonding features. The bonding features are preferably contact bumps and/or sealing rings, which are at least substantially complementary in shape and in location to the features of substrate 300. In some embodiments of the invention the target features of substrate 300 are slightly wider than the features of the second substrate 350 to accommodate possible misalignment between the two substrates.

One particular instance 360' of the integrated circuits die 360 has been illustrated in plan view and magnified in Figure 3b to reveal the structure of the integrated circuit 318 (shown here in partial schematic form). As shown, IC die 360' forms a lid chip which can provide hermetic or vacuum sealing and electrical interconnect with MEMS device 310. Lid chip 360 preferably, but not necessarily, incorporates integrated circuit

22

5

318. Thus, lid chip 360' may be fabricated on a silicon substrate or may simply be a dielectric material such as glass.

Integrated circuit die 360' may contain a wide variety of conventional circuitry 318 such as a capacitive readout circuit, an amplifying circuit or a buffering circuit, etc. for amplifying the voltage, current, impedance, frequency, or other output of the MEMS sensor. In a more general sense, IC 360' may provide any circuitry for converting the MEMS output to a more usable form. The integrated circuit die 360' also preferably includes plural conductive lines 315 electrically coupling various components and conventional wire-bond pads 316. Standard wire-bonds may be formed at pads 316 for the purpose of packaging the bonded hybrid structure (see Figure 3c) in one of the many conventional low-cost semiconductor packages known in the art. The processes of the present invention do not require the use of special processes to fabricate integrated circuit 360' beyond the formation of the inventive seals, bumps, etc., described herein. Thus, with this exception, circuit 318 may be fabricated at a conventional commercial foundry using standard IC fabrication processes such as CMOS, gallium arsenide, silicon germanium, etc.

It will also be appreciated that a large number of integrated circuits 360 may be fabricated within the area of semiconductor wafer 350 because of the minimal real estate occupied by sealing ring 312'. In particular, it will be noted that the wall thickness of sealing ring 312' (as measured at least generally parallel to the plane of wafer 350 and at least generally perpendicular to the wall at any given point) is preferably between about five and ten microns. Most preferably, sealing ring 312' has a wall thickness of about ten microns.

5

Similarly, bumps 314' are each preferably between about 9 and 100 microns squared in surface area. Most preferably, bumps 314' each have a surface area of about 100 square microns. In the limit, bumps approaching 10,000 square microns may be possibly subject to various other constraints discussed herein. For applications demanding minimal contact area, bumps as small as 9 square microns can be used. However, when accurate alignment is not possible, it may be necessary to use larger features in the manner described above.

Bonding features 312' and 314' of the second substrate 350 are preferably formed of gold because gold forms less of an oxide on its surface than many other metals and because it is relatively malleable. As shown in Figure 3b, these bonding features are patterned to form contact bumps, conductive lines, and/or seal rings. Plastic deformation (largely compression) of the bonding features is desired for good bonding. Compression causes "pancaking," (See e.g., Figures 1b and 6b) which exposes fresh surface and promotes thermocompression bonding. Preferably, the height of bonding features 312' and 314' is twice the height of any surface asperities. Within these constraints, it is desirable to employ the minimum possible thickness, since this provides the best lateral resolution in patterning. Thus, the height of these bonding features is preferably between about 3 to 6 microns with the minimum height being dictated by the chip topography variations, particulate contaminates and other surface irregularities on a typical IC wafer. Since the topography, particulates, and other surface irregularities are generally in the range of 1-2 microns, a preferred height of 3 to 6 microns is sufficient to prevent these factors from unduly interfering with bonding even with the desired compression of the bonding materials. Also, the bonding features of second substrate 350 are preferably

5

thicker than and at least as soft as those of the first substrate 300. Otherwise, the bumps and rings of second substrate 350 will tend to overly indent the features of the first which diminishes bond quality.

If gold is used as the bonding material, it is preferably electroplated onto a seed layer of gold which has been sputtered onto a layer of TiW. After plating, unused seed layer areas can be stripped in a wet etch, as discussed above. Before the wet etch, it is helpful to anneal the film for 60 seconds at 150 degrees Celsius, using a hotplate or similar apparatus. This reduces undercutting during the wet etch. Additionally, it is desirable to de-gas gold features which have been electroplated. Annealing at 300 degrees Celsius for several hours can reduce the hardness of the gold by a factor of three, thus enabling bonding at lower pressure levels during a subsequent bonding step.

Palladium may also be used as the bonding material, either alone or as a palladium coating on another metal. Palladium is known to bond to silicon dioxide surfaces, and has the ability to reduce surface oxides. Palladium may be used in combination with germanium for low-temperature wafer bonding. Finally, indium, copper, and several other metals may also be employed as the bonding material as known in the art.

If the target features are formed of aluminum, care should be taken to minimize the time spent at elevated temperature during the thermocompression bonding step. Excessive time at elevated temperatures leads to excessive alloying of the aluminum if it is bonded to gold. Since, in an extreme case, target features made of aluminum may be completely consumed during thermocompression, a practical upper limit of time and temperature for thermocompression bonding is roughly 30 seconds at 300 degrees

5

Celsius. When a gold-to-gold bond is formed with an appropriate barrier layer, such as TiW, this time constraint can be increased to at least 10-20 minutes at 300 degrees Celsius without ill effect.

In one variant of the embodiment of Figures 3a-3d, features 312' and 314' are not separately disposed on die 360'. Rather the invention encompasses embodiments in which these features are the top-level metal of the integrated circuit 318 itself and features 312 and 314 of die 310' can be thermocompressively bonded directly onto the integrated circuit.

As shown in Figures 3c – 3d and in accordance with one preferred embodiment of the present invention, the IC and MEMS wafers are preferably placed in aligned confronting relation, electrically coupled to one another via the thermocompression bonds formed by contacts 312/312' and sealed off from the ambient environment via the thermocompression bonds formed by sealing rings 314/314'. Thus, in the device shown in Figures 3c – 3d, the IC die forms the lid of the MEMS die thereby protecting the MEMS device from contamination in the future (for example during subsequent singulation and packaging of the device).

It will be appreciated that the thermocompression bonding of Figures 3a-3d occurs on a wafer-scale, as opposed to the die-scale bonding discussed with reference to Figures 2a and 2b. Thus, in this embodiment of the invention, wafers 300 and 350 are first placed in aligned confronting orientation and then urged against one another with sufficient pressure and at a sufficiently high temperature to cause plastic deformation of all of the bonding features simultaneously. A marked increase in manufacturing efficiency is achieved using such a wafer-scale bonding process because the high density

5

of connections afforded by the inventive process allows the sensor design to take advantage of the metal wiring layers on the circuit substrate. Additionally, the circuit substrate also doubles as a protective lid.

This process is described more fully immediately below with joint reference to Figures 4 and 5a – 5b. While Figure 4 illustrates a process for thermocompressively bonding semiconductor substrates to one another in accordance with one preferred embodiment of the present invention, Figures 5a – 5d show cross-sectional elevation views of two substrates being thermocompressively bonded together in accordance with the process embodiment of Figure 4.

As shown in Figure 4, the bonding process 400 begins at block 410 and proceeds to block 420 and 420' where a MEMS wafer and an IC wafer (with wire-bond pads) are fabricated using any desired fabrication process. Then the process advances to block 430 and 430' where bonding material is disposed onto the MEMS and IC wafers in accordance with the invention and as fully described herein. If desired, the MEMS wafer can undergo an optional pre-dice operation 440 wherein grooves are cut into predetermined locations on the MEMS wafer. The predetermined locations correspond to the locations of the wire-bond pads of the IC wafer. The process then advances to block 450 where the MEMS wafer preferably undergoes an etch process to release the movable member(s) of the MEMS device from the MEMS substrate. Once preparation of the individual wafers has been completed the wafers are placed in aligned confronting relation with one another at block 460. Various commercial aligning tools are available (e.g., from Karl Suss, Electronic Visions, Research Devices, etc.). After alignment, the process passes to block 470 where the substrates are compressed together and heated in

5

such a way as to form thermocompression bonds between them. The substrates should preferably be heated to a temperature of 300 degrees Celsius. A pressure of at least 30,000 pounds per square inch of congruent bonding area is applied. For a typical 6" wafer with 5% bond area coverage, this amounts to 40,000 lbs. of force. The total congruent bonded area should preferably be in the range of 2 – 7.5% of the substrate area. Less bonding area may lead to insufficient bond strength such that this bond may fail during singulation. More bond area will necessitate excessive bond force, which may damage the substrates. Additionally, adequate space should be provided between the various features to allow for "pancaking" (lateral spreading). As a rule of thumb, bumps can be expected to spread by as much as a factor of two. The bonded wafers can then be singulated at block 480 and the process terminates at block 490.

With primary reference now to Figures 5a-5d, a MEMS substrate is pictured above a circuit substrate ("CMOS substrate") in each step and the various components have been numbered consistent with Figures 3a-3d. The MEMS structures 313 may be fabricated on a SOI (silicon-on-insulator) wafer, or using any of a number of other materials or techniques as appropriate to the situation. As shown in Figure 5b, the MEMS substrate may be pre-diced partially through its thickness to form channel 317. The pre-dicing is preferably performed at areas which will overlie the wire-bond pads 316 of the circuit substrate after bonding. After this optional pre-dice step, the release etch is performed on the MEMS substrate (see Figure 4) to free the movable elements of the MEMS structures. The substrates are then bonded by application of heat and pressure, i.e. using thermocompression bonding (see Figure 5c). This bonding step preferably leaves each MEMS device in an individually sealed cavity (see Figure 5c) bonded by

5

sealing ring 312 and wafers 310' and substrates 300 and 350. A final dicing is then performed to expose the circuit wafer bond pads (by cutting down to meet the cavity formed in the pre-dicing step) and to singulate the bonded wafer pair into individual bonded hybrid structures. Standard dicing saws are capable of maintaining very tight vertical tolerances (less than five microns), so there is no danger of accidentally cutting into the bond pads during this step. The actual allowable vertical tolerance would be on the order of 200 microns during this step.

An advantage of the embodiments of Figures 3a-5d is that the released sensor structures are already pre-packaged when the singulation step is performed. Without the protection of the IC substrate, the fragile structures would be destroyed by the water and particulates encountered during singulation. In the final structure, electrical signals pass from the sense element on the MEMS wafer, to the MEMS wafer contact bump, the circuit wafer contact bump, through the electrical interconnects patterned on the circuit wafer and into the input of the electronic circuit where the signals are amplified by the electronic circuit. The amplified signals are then coupled out under the seal ring, using the electrical interconnect and inter-metal dielectric layers 319 of the circuit wafer. Standard, commercially available CMOS processes offer a number of layers of metal and insulating material 319 (inter-metal dielectric) that can be utilized for this purpose. Finally, the amplified signals are coupled to one or more of the wire-bond pads from which they may be transmitted off-chip.

Figures 6a – 6c show another alternative bonded hybrid structure embodiment of the present invention, in this case a bonded hybrid structure 600. In this embodiment, a MEMS substrate 610 and an IC substrate 620 are bonded to opposite ends of a single

5

dielectric interconnect substrate 630, or "bridge." As shown, the substrate 610 is fabricated with target features 614 for the MEMS chip for bonding with a sealing ring 634 for hermetic or vacuum sealing of a cavity 638. Electronically coupling bonds 634' are run along conductive lines 636, out through the seal ring 634 (which is insulated by dielectric 632), over to one or more electrically coupling bonds 634' near the edge of integrated circuit 622. This structure provides many of the advantages of directly bonding the two substrates to one another. For example, the parasitic capacitance and resistance can be nearly as low. However, this configuration permits re-routing of connections, so that a pre-existing IC device may be connected to a newly-designed sensor or other device. Another notable advantage of this embodiment is that bonding can be performed without wasting space -- i.e. there is no need to leave open sites on the MEMS substrate for placing CMOS dice of a larger size. Another feature of this embodiment the use of a getter 639 disposed on dielectric substrate 630 ensure a high quality vacuum seal. Getter 639 can be any conventional getter known in the art and it's use here is, in part, made possible by the use of dielectric substrate 630 (as opposed to an IC).

An isometric view of bonded hybrid structure 600 (a MEMS substrate 610 and a circuit substrate 620 bonded to a single dielectric substrate 630) is shown in Figure 6c. The dielectric substrate 630 may be at least substantially transparent, which simplifies alignment and enables light-detecting sensors, such as a diode detector, to sense light even if the detector is sealed within a cavity (in this case cavity 638).

Alternative structurally-segregated designs 700 and 700' shown in Figures 7a and 7b. Such structurally-segregated sensor designs are beneficial for MEMS gyroscopes

5

because gyroscopes require sensitive, fairly complex circuitry and are felt to require high-aspect sensor structures. One type of circuit element which is useful for gyroscopes is non-volatile memory. This requires extra process steps, but is widely available in commercial IC processes. However, non-volatile memory is generally not available in "boutique" (monolithic) sensor/IC processes.

As shown in Figure 7a, electrical connections can be carried off of the bonded hybrid structure 710/720 through conventional wire-bonds 724. A MEMS device packaged in this way might be connected to a segregated CMOS circuit 732 disposed on a non-bonded, single-substrate 730, e.g. in the case of a gyroscope, accelerometer, resonant beam device, or RF device. However, to preserve the low-parasitic qualities of the interconnect, the connection length should be minimized. This construction is useful where a high-resistivity substrate is used, such as bipolar silicon or gallium-arsenide, because parasitic capacitance is less of a concern on the circuit substrate and a lid substrate need not be bonded to the circuit die. As an alternative, the connections could be brought onto the CMOS die using a similar type of lid substrate. This would avoid bond-pad parasitics. Such a lidded MEMS/lidded CMOS configuration is shown in Figure 7b.

Figure 7b shows another structurally segregated design 700', this embodiment being a variant of the embodiment shown in Figure 7a. In particular, Figure 7b shows a MEMS substrate 710 thermocompressively bonded on top of dielectric substrate 720, and IC substrate 740 thermocompressively bonded onto a similar dielectric substrate 730. Although physically segregated, the two dielectric substrates are electrically coupled

5

using wire bonds 722, 724, 734. As shown, substrate 720 allows signals to be routed off substrate 720 without the large (0.5-1 pF) parasitic capacitance associated with a conventional wire-bond pad. Similarly substrate 730 eliminates the corresponding wire-bond pad parasitic capacitance that would be encountered when bringing signals onto conventional low-resistivity CMOS substrate. The connections from substrate 730 to CMOS substrate 740 are preferably made with gold thermocompression bonds in accordance with the invention as described above. The small size of these contacts makes their parasitic capacitance very small. For the same reason, bonding feature contacts in accordance with the invention are used between MEMS substrate 710 and dielectric substrate 720. Electrical signals are brought from the sense element by way of bonding features on sensor substrate 710, to target features on dielectric substrate 720 and then through conductive lines on substrate 720 to wire-bond pads 722.

The above-described embodiments of Figures 6a-7b are particularly well suited for vacuum-packaged MEMS, since a dielectric (glass or quartz) substrate can withstand a higher temperature than a CMOS die, were the latter used as a lid or package. The higher temperature capability is desirable for bake-out and getter activation.

The glass substrate bonded hybrid structures of Figures 6a-7b may also be desirable for RF MEMS devices, such as mixers, filters, switches, phase shifters, or similar devices. This is because the glass substrate allows good control of parasitics and the compliant seal allows relatively thick signal feed-throughs to be passed in and out of the seal ring. The thickness of these feed-throughs can easily be as much as 0.5 microns, or even 1 microns or more. In addition, the sealing ring is very narrow compared to

5

existing technologies -- as little as 5-10 microns. As a result, the interconnect length can be reduced, and there is less electrical coupling to the seal ring and other nearby conductors.

Depending on the constraints of the situation, other embodiments of the present invention may be preferable. For example, it may not be possible in all cases to form gold features as small as 5-6 microns. Nonetheless, advantages associated with low parasitic interconnections are preserved even with bonding features up to 30 or 50 microns in lateral dimensions.

In addition, the aspect ratio of the bumps and seal rings need not be exactly 1:1. It is possible to make the bumps slightly taller, e.g. in a 2:1 height: width ratio, or flatter, e.g. in a 1:2 ratio. Much flatter proportions are even possible, if a sharp corner, edge, or other feature is present which can deform the bonding material. Important characteristics for the bonding features include (1) sufficient thickness to compensate for surface irregularities across the wafer, and (2) means for compressing or deforming at least some small area of the surface.

In addition, the bonding material need not be gold, since other metals (such as those discussed herein) are known to thermocompressively bond. Preferably, the bonding features should be formed of a relatively soft metal, such as gold, aluminum, copper, tin, or lead, or some alloy thereof (e.g. gold-tin). For improved surface characteristics, such a metal might also be coated with gold or palladium.


In some cases, it may be desirable to etch or partially saw the surface of one of the wafers before bonding. The etched area should overlie the wire bonding pads of the other

wafer when the two are bonded. This technique allows bonded hybrid structures to be diced in a manner that allows access to the bond pads.

In certain embodiments it may be preferable to employ a long line or "finger" in the bonding feature of the first substrate, positioned to intersect a similar finger at right angles, patterned on the second substrate. This design can drastically reduce contact area, but still allows for the possibility of misalignment. For reducing the effective feature size still further, it may be desirable to deposit metal over an existing mesa or other feature defined in an underlying layer.

While the present invention has been described in connection with what is presently considered to be the most practical and preferred embodiments, it is to be understood that the invention is not strictly limited to the expressly disclosed embodiments, but is intended to cover all of the various modifications and equivalent arrangements included within the spirit and scope of the appended claims.


Plan view: metal-plated bellows on pyrex substrate. As fabricated.



Side-view cross-section of metal-plated bellows on prex substrate. As fabricated.



Perspective view of metalplated bellows on pyrex substrate. As fabricated.



Perspective view: metal-plated bellows on glass substrate. Inner edge of bellows has been pulled upward.







Figure 1. microfabricated bellows seal. Concept, showing bellows formed of metal film, before and after expansion of bellows.







Deposit and pattern metal bellows



Dispense adhesive. Align to MEMS structure.



Compress Form "knife-edge" metal-to-metal seal.



Separate to expand bellows inject polymer filler to maintain spacing.




Figure 2. Simple version of microfabricated bellows seal. Fabrication, bonding of lid to device substrate

Corrugated bellows structure allows a greater degree of expansion while occupying less real estate on the substrate..

One additional mask level is required.






Figure 3. Improved design for bellows seal. The corrugations (shown here in cross-section) allow a greater vertical separation, without increasing the lateral extent or the amount of area taken up by the structure.